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 
Abstract— Modular Multilevel Cascade Converters (MMCC) 
are becoming attractive solutions as high voltage Static 
Synchronous Compensators (STATCOMs) for power plants in 
renewable energy generation, in order to satisfy the strict grid 
codes under both normal and grid-fault conditions. This paper 
investigates the performances of potentially used four 
configurations of the MMCC family for the STATCOM in 
large-scale offshore wind power plants, with special focus on 
asymmetrical Low Voltage Ride Through (LVRT) capability 
under grid faults. Specifications and the component sizing of each 
type of practical 80 MVar / 33 kV scaled MMCC-STATCOM are 
carefully designed and compared. The total cost and volume are 
compared based on total power semiconductor chip area and total 
energy stored of the passive components. Asymmetrical reactive 
power delivering operation of the MMCC family considering the 
dc-link capacitor voltage balancing method is solved 
mathematically in order to quantitatively understand the 
performance limitations and behaviors. The electro-thermal 
stress of the power modules used in each type of the MMCC for a 
practical 80 MVar /33 kV STATCOM is analyzed. The 
asymmetrical reactive power capability of the MMCC solutions is 
compared under different scenarios of grid faults, with the 
considerations of the device temperature limits and also voltage 
saturation. It is found that the MMCC configuration with Double 
Star Bridge Cells becomes the most attractive circuit 
configuration for the STATCOM application based on the 
obtained results. 
 
Index Terms— Static VAR compensators, Reactive power, 
Wind power generation, MMCC, STATCOM, Asymmetrical grid 
faults  
I. INTRODUCTION 
HE capacity of renewable energy generation has continued 
to grow in the last decade, and it will become 2.5 TW in 
2020 [1]. In accordance with constructions of large-scale 
renewable energy generation systems such as solar PV and 
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wind power plants, stricter grid codes under both normal 
operation and grid fault conditions are demanded by 
Transmission System Operators (TSO) in most countries [2]. 
Offshore wind power plants have become one of the major 
renewable energy sources in Europe with strong wind 
conditions because of the advantages such as constant and high 
wind velocity as well as extensive offshore area. However, the 
generated electrical power has to be transmitted to the Point of 
Common Cupping (PCC) onshore by long-distance submarine 
cables, which arise a large amount of reactive power if Medium 
to High Voltage Alternative Current (MVAC-HVAC) 
transmission system is selected. In order to compensate enough 
reactive power and satisfy the grid codes, SVC or STATCOMs 
have to be installed on the onshore side of the wind power 
plant. 
The Modular Multilevel Cascade Converters (MMCC) 
family could be suitable solutions in the case of the 
high-voltage and high-power STATCOM application. They 
have significant advantages, compared to the conventional 
two-level or three-level voltage source converters which have 
series-connected bipolar-power semiconductor devices, such as 
lower harmonic distortions, transformer-less configuration at 
medium voltage level, and modular/ redundancy design. 
Nevertheless, voltage-balancing for a large number of DC-link 
capacitors in converter cells are still challenging to be achieved 
for MMCCs, especially under asymmetrical grid faults [4-7]. 
MMCC solutions with Single Star Bridge Cells (SSBC) and 
Single Delta Bridge Cells (SDBC) have been reported to be 
used for STATCOM and battery energy management system 
application [8], [9]. They can keep operating under an 
asymmetrical grid fault by activating the voltage-balancing 
control methods for converter cells such as zero-sequence AC 
voltage injection method for SSBC [10], [11] and 
zero-sequence AC current injection method for SDBC [12]. 
However, in order to avoid the voltage saturation and over 
junction temperature, these voltage-balancing methods could 
result in increased voltage and current stress of the converters 
and thereby they may compromise the reactive power 
delivering capability of the MMCCs when they are practically 
designed for wind farms.  
MMCC solutions with Double Star Chopper Cells (DSCC) 
and Double Star Bridge cells (DSBC) have been reported to be 
used for Back-to-Back converters such as Medium Voltage 
motor drive and High Voltage Direct Current (HVDC) 
transmission applications typically, but they can also be used 
for a STATCOM application. They can keep operating under 
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Fig. 1. A typical offshore wind power plant with an MMCC-STATCOM.  
 
 
(a) LVRT requirement by different countries. 
 
 
(b) Additional reactive current requirement during LVRT  
Fig. 2. Reactive power requirements of large-scale generating plants under 
grid fault 
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asymmetrical grid faults by activating the voltage-balancing 
control using circulating dc current having two degrees of 
freedom [13-15]. This voltage-balancing method also results in 
increased current stress of the converters. However, this 
method may have higher reactive power delivering capability 
compared with an SSBC and SDBC because of more flexibility 
in the circulating dc current. 
A lot of authors have proposed many useful control schemes 
and design methods for each type of MMCC solution until now. 
However, the optimum MMCC solution for the STATCOM 
application is still an open question because comprehensively 
comparison between four types of the MMCC solutions has not 
been done [16, 17, 28, 29]. In addition to total cost and volume 
of the MMCC solutions, the asymmetrical reactive power 
delivering capability under grid faults becomes more and more 
important for the STATCOM application. 
This paper clarifies the performances of potentially used four 
configurations of the MMCC family with SSBC, SDBC, DSCC, 
and DSBC for the STATCOM in large-scale offshore wind 
power plants, with special focus on asymmetrical Low Voltage 
Ride Through (LVRT) capability under grid faults. In section II, 
the system configuration of typical offshore wind power plant 
and system grid fault scenarios are summarized. In section III, 
specifications and the component sizing of each type of 
practical 80 MVar / 33 kV scaled MMCC-STATCOM are 
carefully designed and compared. The total cost and volume are 
compared based on total power semiconductor chip area and 
total energy stored of the passive components. In section IV, 
the mathematical formulation for the STATCOM based on the 
MMCC solutions under asymmetrical compensation operation 
is developed which contributes to quantitative understanding of 
the performance limitations and circuit behaviors under the 
asymmetrical compensation. In section V, the electro-thermal 
stresses of actual power modules used in each type of the 
MMCC with practical controls are analyzed in detail. The 
asymmetrical reactive power capacity focusing on the MMCC 
solutions is compared under different scenarios of grid faults, 
with the consideration of device temperature limits and voltage 
saturations. Finally, in section VI, most attractive MMCC 
solution for the STATCOM application is suggested based on 
obtained results. 
II. TYPICAL OFFSHORE WIND PLANT AND SYSTEM FAULT 
SCENARIOS 
A. The system configuration for analysis 
Fig. 1 shows the system configuration of a typical offshore 
wind power plant and an MMCC-based STATCOM. The 
generated active power from the offshore wind farm needs to be 
provided to the Point of Common Coupling (PCC) as Bus A 
(400 kV in this case) by an HVAC transmission system (220 
kV in this case) with long distance submarine cables. Reactive 
power induced by the submarine cable is compensated by the 
full-scale converters of wind turbines, the shunt reactor, and the 
STATCOM connected to Bus B via a delta-star transformer. 
Other power generators and loads beside the wind power plant 
may also be connected to Bus A. 
B. Reactive power requirement under grid fault 
Besides the normal operation, Transmission System 
Operators (TSOs) in different countries have issued strict grid 
supporting requirement for the growing large-scale renewable 
power plant such as the offshore wind power plant under grid 
fault which is specified in Fig. 2 [18], [19]. According to the 
grid codes, the offshore wind power plant has to keep the 
operation regarding the voltage sag under grid fault as shown 
Fig. 2 (a), and in the case of German and Danish codes should 
be able to inject additional reactive current to support the 
recovery of grid voltage sag which is also in Fig. 2 (b). The 
reactive current reference is only defined as positive-sequence 
component because recent grid codes do not require 
negative-sequence current to compensate the asymmetrical grid 
fault voltage recovering. However, this feature may become a 
future requirement [20]. In this paper, the positive sequence 
reactive current injection capabilities of each type of MMCC 
solution under grid faults are analyzed. 
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TABLE I 
PHASOR DIAGRAM AND VECTOR DEFINITIONS OF DIFFERENT FAULT 
SCENARIOS ON PCC (BUS A) 
Fault types 
Phasor diagram 
diffinitions 
Vecter deffinitions 
(a)  
Three-phase- 
to-ground fault 
 
𝑉𝑆𝑢_𝑝𝑢 = 𝐷 
𝑉𝑆𝑣_𝑝𝑢 = −
1
2
𝐷 − 𝑗
√3
2
𝐷 
𝑉𝑆𝑤_𝑝𝑢 = −
1
2
𝐷 + 𝑗
√3
2
𝐷 
(b)  
Single-phase- 
to-ground fault 
 
𝑉𝑆𝑢_𝑝𝑢 = 𝐷 
𝑉𝑆𝑣_𝑝𝑢 = −
1
2
− 𝑗
√3
2
 
𝑉𝑆𝑤_𝑝𝑢 = −
1
2
+ 𝑗
√3
2
 
(c)  
Phase-to-phase 
short-circuit fault 
 
𝑉𝑆𝑢_𝑝𝑢 = 1 
𝑉𝑆𝑣_𝑝𝑢 = −
1
2
− 𝑗
√3
2
𝐷 
𝑉𝑆𝑤_𝑝𝑢 = −
1
2
+ 𝑗
√3
2
𝐷 
(d) 
Two-phase- 
to-ground fault 
 
𝑉𝑆𝑢_𝑝𝑢 = 1 
𝑉𝑆𝑣_𝑝𝑢 = −
1
2
𝐷 − 𝑗
√3
2
𝐷 
𝑉𝑆𝑤_𝑝𝑢 = −
1
2
𝐷 + 𝑗
√3
2
𝐷 
 
TABLE II 
SEQUENCE VOLTAGE AMPLITUDE DEFINITION OF DIFFERENT GRID FAULTS 
SCENARIOS ON BUS C (THE VS IS THE RATED VOLTAGE ON BUS C) 
Fault types Each sequence voltage vector 
(b)  
Single-phase- 
to-ground fault 
[
𝑉𝑑𝑞
+
𝑉𝑑𝑞
−
𝑉0
] = 𝑉𝑆
[
 
 
 
 
𝐷
3
+
2
3
𝐷
6
−
1
6
+ 𝑗 (
𝐷
2√3
−
1
2√3
)
0 ]
 
 
 
 
 
(c)  
Phase-to-phase 
short-circuit fault 
[
𝑉𝑑𝑞
+
𝑉𝑑𝑞
−
𝑉0
] = 𝑉𝑆
[
 
 
 
 
 
𝐷
2
+
1
2
−
𝐷
4
+
1
4
+ 𝑗 (−
√3𝐷
4
−
√3
4
)
0 ]
 
 
 
 
 
 
(d) 
Two-phase- 
to-ground fault 
[
𝑉𝑑𝑞
+
𝑉𝑑𝑞
−
𝑉0
] = 𝑉𝑆
[
 
 
 
 
2
3
𝐷 +
1
3
−
𝐷
6
+
1
6
+ 𝑗 (−
𝐷
2√3
+
1
2√3
)
0 ]
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(a) SSBC 
 
(b) SDBC 
 
(c) DSCC                                  (d) DSBC 
Fig. 3. Circuit configurations of the MMCC family for a STATCOM 
application 
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C. Grid fault scenarios 
Table I shows the representative grid fault voltage phasors 
and vectors corresponded to three-phase-to-ground fault, 
single-phase-to-ground fault, phase-to-phase short-circuit fault 
and two-phase-to-ground fault [21], [22]. It is assumed that the 
short-circuit faults happen somewhere on a feeder with the line 
impedance ZF to Bus A (PCC) in Fig. 1. The line impedance 
from the PCC to the grid with a higher voltage level is Zs. A 
voltage dip severity D is determined by the ratio of the Zs and ZF 
with positive-, negative- and zero-sequence impedance. In 
order to simplify the grid fault scenarios, the D is considered as 
a real part only and more details are explained and classified in 
[23], [24].  
In this paper, three asymmetrical grid-fault scenarios are 
chosen as shown in Table I (b), (c) and (d). Where the 
asymmetrical grid fault voltage on Bus A propagated to Bus B, 
the Bus A and Bus B voltages do not appear significantly 
different due to the used neutral point grounded wye-wye-delta 
transformer TR1. However, the voltage on Bus B shows 
different characteristics, when it is propagated to Bus C, which 
IEEE TRANSACTION ON POWER ELECTRONICS   
TABLE III 
THE MMCC SPECIFICATIONS FOR THE CASE STUDY. 
Circuit type of MMCC SSBC SDBC DSCC DSBC 
Rated power Q
r
 ±80 MVA 
Rated line-to-line voltage Vs 33 kVrms (Source angular frequency s : 2×50 rad/s) 
Rated DC-link voltage each cell VC,dc 2600 Vdc 
Nominal output  voltage each cell 
AC 1450 Vrms 
DC 0 Vdc 
AC 725 Vrms 
DC 1300 Vdc 
AC 1450 Vrms 
DC 0 Vdc 
Equivalent switching frequency feq_sw 10 kHz (with Phase Shift PWM) 
Number of total cells Ncell 
39 
( 13 cells/cluster ) 
69 
( 23 cells/cluster ) 
156 
(26 series/arm) 
78 
(13 series/arm) 
Number of total switching devices Nsw 156 276 312 312 
Rated output current of each cell Ir 1400 Arms 808 Arms 700 Arms 700 Arms 
Carrier frequency fc 380 Hz 215 Hz 190 Hz 190 Hz 
Total energy stored in 
interconnection inductor EL 
15 kJ 
( Lac = 2.6 mH ) 
15 kJ 
( Lac = 7.8 mH ) 
15 kJ 
( Lac = 5.2 mH ) 
15 kJ 
( Lac = 5.2 mH ) 
Total energy stored in 
dc-link capacitor EC 
1.6 MJ 
( Cx = 12 mF ) 
1.6 MJ 
( Cx = 7.0 mF ) 
6.3 MJ 
( Cx = 12 mF ) 
1.6 MJ 
( Cx = 6.0 mF ) 
IGBT module 
MBN1500FH45F 
( 4500V/1500A ) 
MBN900D45A 
( 4500V/900A ) 
MBN800H45E2 
( 4500V/800A ) 
MBN800H45E2 
( 4500V/800A ) 
 
is seen by the STATCOM due to the used delta-wye 
transformer TR2. Table II shows the asymmetrical grid fault 
scenarios on Bus C corresponding with each grid fault. The 
?̇?𝑑𝑞
+ , ?̇?𝑑𝑞
−  and ?̇?0  are positive-, negative and zero-sequence 
component of the voltage, respectively, which are defined as 
scenarios used in this paper. 
III. SPECIFICATIONS OF THE MMCC-STATCOMS FOR STUDY 
An 80 MVar / 33 kV case study for a practical STATCOM 
application is chosen in this paper. Fig. 3 shows circuit 
configurations of the STATCOM based on MMCC with SSBC, 
SDBC, DSCC, and DSBC, respectively. Table III shows the 
specifications, the cell numbers, and key components. The 
design procedure is given below.  
A. Basic structure and power semiconductor device 
The rated DC-link voltage VC,dc of each converter cell in the 
four types of the MMCC solutions are designed to be the same 
at 2600 Vdc where widely used 4.5 kV IGBT modules are 
selected for each converter cell in this case study. The nominal 
output AC voltage each converter cell in the SSBC, SDBC and 
DSBC is designed at 1450 Vrms with the nominal modulation 
factor n = 0.8. The margin of the modulation factor (0.2) is 
determined by the voltage drop of the output impedance, 
current control dynamics, pulse width limitation due to dead 
time, and modular redundancy. However, the circuit 
configuration of the converter cell for the DSCC is chopper 
converter, which cannot output minus voltage. Because +/- 
output voltage is also required for the DSCC based STATCOM, 
the output voltage in each chopper converter cell is 
superimposed with the half value of the rated DC-voltage ( i.e. 
1300 Vdc ). When the above design guideline is followed, the 
nominal output AC voltage each converter cell in the DSCC 
becomes AC 725 Vrms with the nominal modulation factor for 
AC component n = 0.8. 
The cell converter counts Ncell of the MMCC solutions with 
SSBC, SDBC, DSCC, and DSBC are expressed by the 
equations in Table IV, respectively. Total number of switching 
devices Nsw for each MMCC topology is derived by each cell 
circuit type and Ncell.  
Rated output currents Ir in each cell among the MMCC 
solutions are also expressed by the equations in Table IV, 
respectively. The current ratings of the IGBT modules in each 
of the cell converter among the MMCC solutions are selected 
depending on the Ir. It is worth to note that the Nsw and Ncell 
among the MMCC solutions are different. However, the 
equivalent total power semiconductor chip area calculated by 
the total IGBT module counts, the current capacity of each 
IGBT module and the rated voltage of each IGBT module, 
which strongly influence the total cost of the STATCOM, 
become same values approximately. 
B. Modulation type and frequencies for PWM 
Phase-shift PWM modulation is chosen because of the 
advantage that the electro-thermal stresses of the IGBT 
modules and capacitors are equally distributed among the cells 
in the same cluster (or arm). The equivalent switching 
frequency of the MMCC feq_sw is designed to be the same at 10 
kHz. In this result, the carrier frequency fc of the MMCC 
solutions with SSBC and SDBC are 380 Hz and 215 Hz, 
respectively. The carrier frequency fc of the MMCC solutions 
with DSCC and DSBC are the same 190 Hz. It is noted that fc of 
each MMCC solution should not be an integer multiple of the 
fundamental frequency in order to avoid diverging the 
IEEE TRANSACTION ON POWER ELECTRONICS   
TABLE IV 
THE KEY EQUATIONS FOR THE DESIGN OF THE MMCC SOLUTIONS 
 
SSBC SDBC DSCC DSBC 
The cell converter counts 
Ncell 
√6𝑉𝑠
𝛼𝑛𝑉𝐶,𝑑𝑐
 
3√2𝑉𝑠
𝛼𝑛𝑉𝐶,𝑑𝑐
 
4√6𝑉𝑠
𝛼𝑛𝑉𝐶,𝑑𝑐
 
2√6𝑉𝑠
𝛼𝑛𝑉𝐶,𝑑𝑐
 
Rated output current of each 
cell Ir 
𝑄𝑟
√3𝑉𝑠
 
𝑄𝑟
3𝑉𝑠
 
𝑄𝑟
2√3𝑉𝑠
 
The interconnection 
inductance Lac 
𝑍𝑝𝑢𝑉𝑠
2
𝜔𝑆𝑄𝑟
 
3𝑍𝑝𝑢𝑉𝑠
2
𝜔𝑆𝑄𝑟
 
2𝑍𝑝𝑢𝑉𝑠
2
𝜔𝑆𝑄𝑟
 
The DC-link capacitance of 
each cell Cx 
√2𝛼𝑄𝑟
2√3𝜔𝑆Δ𝑉𝐶,𝑝𝑢𝑉𝐶,𝑑𝑐𝑉𝑠
 
√2𝛼𝑄𝑟
6𝜔𝑆Δ𝑉𝐶,𝑝𝑢𝑉𝐶,𝑑𝑐𝑉𝑠
 
√2𝑄𝑟
2√3𝜔𝑆Δ𝑉𝐶,𝑝𝑢𝑉𝐶,𝑑𝑐𝑉𝑠
 
√2𝛼𝑄𝑟
4√3𝜔𝑆Δ𝑉𝐶,𝑝𝑢𝑉𝐶,𝑑𝑐𝑉𝑠
 
Total energy stored in dc-link 
capacitor EC 
𝛼𝑄𝑟
2𝛼𝑛Δ𝑉𝐶,𝑝𝑢𝜔𝑆
 
2𝑄𝑟
𝛼𝑛Δ𝑉𝐶,𝑝𝑢𝜔𝑆
 
𝛼𝑄𝑟
2𝛼𝑛Δ𝑉𝐶,𝑝𝑢𝜔𝑆
 
 
capacitor voltages among the cells when fc is below several 
hundred Hz [25], [26]. 
C. Interconnection inductance 
In this case study, the Lac is designed as 6 % of the 
normalized impedance Zpu based on 33 kV and 80 MVar 
operating condition of the converter. In this design rule, the Lac 
of the MMCC solutions with SSBC, SDBC, DSCC, and DSBC 
is calculated by equations in Table IV, respectively. The total 
energy stored in the whole interconnection inductor EL has the 
same value among the MMCC solutions in this designed case, 
which will strongly influence the total volume of the 
STATCOM. 
D. DC-link capacitance 
The DC-link capacitance of each cell Cx is designed as 
capacitor voltage ripple scaled by the rated DC-link voltage 
Vc,dc (2600V). The voltage ripple Vc,pu is designed to be 10% 
below nominal rated operation. The relationship between the 
voltage ripple and the capacitance Cx of the MMCC solutions 
with SSBC, SDBC, DSCC, and DSBC are also expressed by 
equations in Table IV based on an averaging model, 
respectively [12], [32]. Here,  is a modulation factor of a cell, 
which is set to be  =1 and assuming the largest voltage ripple 
in this case study. The total energy stored in all dc-link 
capacitors EC among the MMCC solutions can be expressed as 
              𝐸𝐶 =
𝑁𝑐𝑒𝑙𝑙
2
𝐶𝑥𝑉𝐶,𝑑𝑐
2            (1) 
After the Ncell, Cx, and Ir as shown in Table IV are substituted 
for (1), the EC among the MMCC solutions is updated to the 
formulation as shown in Table IV. It is noted that the EC for 
SSBC, SDBC, and DSBC is the same. However, the Ec of the 
DSCC is 4 times larger than the others because of the used 
chopper cells. As an example, where the EC of the DSCC is 
compared with the DSBC, both the Ncell and the Cx of the DSCC 
become twice higher than DSBC because of the used chopper 
cells with the output voltage including superimposed the half 
value of the rated dc-voltage VC,dc. It should be noted that the EC 
depends greatly on the total volume of the STATCOM. 
IV. THEORETICAL OPERATION OF MMCC FAMILY UNDER 
ASYMMETRICAL REACTIVE POWER COMPENSATION 
In this section, the theoretical operation of each MMCC 
solution is solved by a mathematical formula, focusing on the 
asymmetrical reactive power compensation. This analysis 
contributes to understanding the limitation of the asymmetrical 
compensation capability of the MMCC solutions. The 
asymmetrical three-phase systems are solved by using vector 
representation, where the method seems the simplest way to do 
it according to previous works [27-29]. 
A. The definition of the grid fault voltage and current on Bus C 
The grid voltages and currents on Bus C are defined as 
{
 
 
 
 𝑣𝑆,𝑢 = 𝑉𝑆
+ sin(𝜔𝑆𝑡) + 𝑉𝑆
− sin(𝜔𝑆𝑡 + 𝜙𝑣𝑛)
𝑣𝑆,𝑣 = 𝑉𝑆
+ sin (𝜔𝑆𝑡 −
2𝜋
3
) + 𝑉𝑆
− sin (𝜔𝑆𝑡 + 𝜙𝑣𝑛 +
2𝜋
3
)
𝑣𝑆,𝑤 = 𝑉𝑆
+ sin (𝜔𝑆𝑡 +
2𝜋
3
) + 𝑉𝑆
− sin (𝜔𝑆𝑡 + 𝜙𝑣𝑛 −
2𝜋
3
)
      (2) 
{
 
 
 
 𝑖𝑆,𝑢 = 𝐼𝑆
+ sin(𝜔𝑆𝑡 + 𝜙𝑖𝑝) + 𝐼𝑆
− sin(𝜔𝑆𝑡 + 𝜙𝑖𝑛)
𝑖𝑆,𝑣 = 𝐼𝑆
+ sin (𝜔𝑆𝑡 + 𝜙𝑖𝑝 −
2𝜋
3
) + 𝐼𝑆
− sin (𝜔𝑆𝑡 + 𝜙𝑖𝑛 +
2𝜋
3
)
𝑖𝑆,𝑤 = 𝐼𝑆
+ sin (𝜔𝑆𝑡 + 𝜙𝑖𝑝 +
2𝜋
3
) + 𝐼𝑆
− sin (𝜔𝑆𝑡 + 𝜙𝑖𝑛 −
2𝜋
3
)
   (3) 
where 𝑉𝑆
+  is the amplitude of positive-sequence voltage, 𝑉𝑆
− 
and 𝜙
𝑣𝑛
 are the amplitude and phase angle of 
negative-sequence voltage, 𝐼𝑆
+  and 𝜙
𝑖𝑝
 are the amplitude and 
phase angle of positive-sequence current, 𝐼𝑆
−  and 𝜙
𝑖𝑛
 are the 
amplitude and phase angle of negative-sequence current, 
respectively. After a dq transformation of (2) and    (3), the grid 
voltage ?̇?𝑆,𝑑𝑞
+
, ?̇?𝑆,𝑑𝑞
−
 can be expressed as 
{
?̇?𝑆,𝑑𝑞
+ = 𝑉𝑆,𝑑
+ + 𝑗𝑉𝑆,𝑞
+
?̇?𝑆,𝑑𝑞
− = 𝑉𝑆,𝑑
− + 𝑗𝑉𝑆,𝑞
−           (4) 
The 𝑉𝑆,𝑑
+ , 𝑉𝑆,𝑞
+ , 𝑉𝑆,𝑑
−  and  𝑉𝑆,𝑞
−  are detected by dual-frame dq 
transformation scheme in an actual current controller [30]. It is 
noted that the 𝑉𝑆,𝑞
+  has a zero value because the standard phase 
is set at the d-axis of the positive-sequence grid voltage by the 
PLL.  
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Similarly, the grid current ?̇?𝑆,𝑑𝑞
+
, ?̇?𝑆,𝑑𝑞
−
 on Bus C can be 
expressed as 
{
𝐼?̇?,𝑑𝑞
+ = 𝐼𝑆,𝑑
+ + 𝑗𝐼𝑆,𝑞
+
𝐼?̇?,𝑑𝑞
− = 𝐼𝑆,𝑑
− + 𝑗𝐼𝑆,𝑞
−
         (5) 
The 𝐼𝑆,𝑑
+ , 𝐼𝑆,𝑞
+ , 𝐼𝑆,𝑑
−  and  𝐼𝑆,𝑞
−  are supplied by the STATCOM. 
These reference values 𝐼𝑆,𝑑,𝑟𝑒𝑓
+ , 𝐼𝑆,𝑞,𝑟𝑒𝑓
+ , 𝐼𝑆,𝑑,𝑟𝑒𝑓
−  and  𝐼𝑆,𝑞,𝑟𝑒𝑓
−  can 
be defined as  
{
 
 
 
 
𝐼𝑆,𝑑
+ = 𝐼𝑆,𝑑,𝑟𝑒𝑓
+ ≡ 0
𝐼𝑆,𝑞
+ = 𝐼𝑆,𝑞,𝑟𝑒𝑓
+
𝐼𝑆,𝑑
− = 𝐼𝑆,𝑑,𝑟𝑒𝑓
−
𝐼𝑆,𝑞
− = 𝐼𝑆,𝑞,𝑟𝑒𝑓
−
       (6) 
where 𝐼𝑆,𝑑,𝑟𝑒𝑓
+  is set to be zero value because of reactive power 
compensation operation. The 𝐼𝑆,𝑞,𝑟𝑒𝑓
+  is given from the central 
control of the wind power plant under normal operation. In this 
result, the STATCOM has two operating modes which are 
inductive operation in case of 𝐼𝑆,𝑞,𝑟𝑒𝑓
+ < 0  and capacitive 
operation in case of 𝐼𝑆,𝑞,𝑟𝑒𝑓
+ > 0. When a grid fault happens, the 
additional amount of  𝐼𝑆,𝑞,𝑟𝑒𝑓
+  may be required due to a recent 
published grid code of Transmission System Operators (TSOs). 
The 𝐼𝑆,𝑑,𝑟𝑒𝑓
−  and 𝐼𝑆,𝑞,𝑟𝑒𝑓
−  are set to be zero value according to the 
mentioned recent grid codes. 
B. The MMCC-SSBC with zero-sequence AC voltage 
Where the zero-sequence AC voltage with the same 
frequency as the phase-cluster current is injected, the 
zero-sequence voltage and the cluster current formulate the 
different active power between the clusters in the 
MMCC-SSBC. This phenomenon is used for the dc-link 
capacitor voltage balancing control between the phase-clusters 
under asymmetrical grid fault conditions, which value is solved 
as follows.  
Each phase-cluster voltage of the MMCC-SSBC including 
the Back Electromotive Forces (BEFs) of the interconnection 
inductor Lac can be expressed as 
[
?̇?𝑆,𝑢𝑛
?̇?𝑆,𝑣𝑛
?̇?𝑆,𝑤𝑛
] = [
?̇?𝑆,𝑢
?̇?𝑆,𝑣
?̇?𝑆,𝑤
] + ?̇?0          (7) 
where ?̇?𝑆,𝑢, ?̇?𝑆,𝑣 and ?̇?𝑆,𝑤 are the grid voltage on Bus C, ?̇?
0 is 
the zero-sequence voltage of the MMCC-SSBC, which is 
voltage difference between the point n and M as shown 
mentioned Fig. 3 (a). The ?̇?0 is defined as  
?̇?0 = 𝑥𝑆𝑆𝐵𝐶 + 𝑗𝑦𝑆𝑆𝐵𝐶           (8) 
where the xSSBC is real part of the ?̇?
0, the ySSBC is imaginary part 
of the ?̇?0. The ?̇?𝑆,𝑢, ?̇?𝑆,𝑣 and ?̇?𝑆,𝑤 can be expressed as 
[
?̇?𝑆,𝑢
?̇?𝑆,𝑣
?̇?𝑆,𝑤
] = [
?̇?𝑆,𝑑𝑞
+ + ?̇?𝑆,𝑑𝑞
−
?̇?𝑆,𝑑𝑞
+ 𝑒−𝑗2𝜋 3⁄ + ?̇?𝑆,𝑑𝑞
− 𝑒𝑗2𝜋 3⁄
?̇?𝑆,𝑑𝑞
+ 𝑒𝑗2𝜋 3⁄ + ?̇?𝑆,𝑑𝑞
− 𝑒−𝑗2𝜋 3⁄
] 
=
[
 
 
 
 
 
 
(𝑉𝑆,𝑑
+ + 𝑉𝑆,𝑑
− ) + 𝑗(𝑉𝑆,𝑞
− )
(−
1
2
𝑉𝑆,𝑑
+ −
1
2
𝑉𝑆,𝑑
− −
√3
2
𝑉𝑆,𝑞
− ) + 𝑗 (−
√3
2
𝑉𝑆,𝑑
+ +
√3
2
𝑉𝑆,𝑑
− −
1
2
𝑉𝑆,𝑞
− )
(−
1
2
𝑉𝑆,𝑑
+ −
1
2
𝑉𝑆,𝑑
− +
√3
2
𝑉𝑆,𝑞
− ) + 𝑗 (
√3
2
𝑉𝑆,𝑑
+ −
√3
2
𝑉𝑆,𝑑
− −
1
2
𝑉𝑆,𝑞
− )
]
 
 
 
 
 
 
(9) 
The grid currents 𝐼?̇?,𝑢 , 𝐼?̇?,𝑣, 𝐼?̇?,𝑤 at Bus C can be expressed as 
[
𝐼?̇?,𝑢
𝐼?̇?,𝑣
𝐼?̇?,𝑤
] = [
𝐼?̇?,𝑑𝑞
+ + 𝐼?̇?,𝑑𝑞
−
𝐼?̇?,𝑑𝑞
+ 𝑒−𝑗2𝜋 3⁄ + 𝐼?̇?,𝑑𝑞
− 𝑒𝑗2𝜋 3⁄
𝐼?̇?,𝑑𝑞
+ 𝑒𝑗2𝜋 3⁄ + 𝐼?̇?,𝑑𝑞
− 𝑒−𝑗2𝜋 3⁄
] 
=
[
 
 
 
 
(𝐼𝑆,𝑑
− ) + 𝑗(𝐼𝑆,𝑞
+ + 𝐼𝑆,𝑞
− )
(
√3
2
𝐼𝑆,𝑞
+ −
1
2
𝐼𝑆,𝑑
− −
√3
2
𝐼𝑆,𝑞
− ) + 𝑗 (−
1
2
𝐼𝑆,𝑞
+ +
√3
2
𝐼𝑆,𝑑
− −
1
2
𝐼𝑆,𝑞
− )
(−
√3
2
𝐼𝑆,𝑞
+ −
1
2
𝐼𝑆,𝑑
− +
√3
2
𝐼𝑆,𝑞
− ) + 𝑗 (−
1
2
𝐼𝑆,𝑞
+ −
√3
2
𝐼𝑆,𝑑
− −
1
2
𝐼𝑆,𝑞
− )]
 
 
 
 
 (10) 
The instantaneous active powers pu, pv, pw of each 
phase-cluster of the MMCC-SSBC including the Lac can be 
expressed as  
[
𝑝𝑢
𝑝𝑣
𝑝𝑤
] =
[
 
 
 
 
1
2
ℜ[?̇?𝑆,𝑢𝑛
∗ ∙ 𝐼?̇?,𝑢]
1
2
ℜ[?̇?𝑆,𝑣𝑛
∗ ∙ 𝐼?̇?,𝑣]
1
2
ℜ[?̇?𝑆,𝑤𝑛
∗ ∙ 𝐼?̇?,𝑤]]
 
 
 
 
       (11) 
where ?̇?𝑆,𝑢𝑛
∗  is the complex conjugate of the ?̇?𝑆,𝑢𝑛 . By using  
(11), the 𝑉 0̇ in order to make pu = pv = pw, can be solved by 
𝑉0̇ = 
𝑉𝑆,𝑑
+ (𝐼𝑆,𝑑
− 𝐼𝑆,𝑑
− − 𝐼𝑆,𝑞
− 𝐼𝑆,𝑞
− − 𝐼𝑆,𝑞
+ 𝐼𝑆,𝑞
− ) + 𝑉𝑆,𝑑
− 𝐼𝑆,𝑞
+ (𝐼𝑆,𝑞
+ + 𝐼𝑆,𝑞
− ) + 𝑉𝑆,𝑞
− 𝐼𝑆,𝑞
+ 𝐼𝑆,𝑑
−
(𝐼𝑆,𝑞
+ 𝐼𝑆,𝑞
+ − 𝐼𝑆,𝑑
− 𝐼𝑆,𝑑
− − 𝐼𝑆,𝑞
− 𝐼𝑆,𝑞
− )
+ 𝑗
𝑉𝑆,𝑑
+ (𝐼𝑆,𝑑
− 𝐼𝑆,𝑞
− + 𝐼𝑆,𝑑
− 𝐼𝑆,𝑞
− − 𝐼𝑆,𝑞
+ 𝐼𝑆,𝑑
− ) + 𝑉𝑆,𝑞
− 𝐼𝑆,𝑞
+ (𝐼𝑆,𝑞
− − 𝐼𝑆,𝑞
+ ) − 𝑉𝑆,𝑑
− 𝐼𝑆,𝑞
+ 𝐼𝑆,𝑑
−
(𝐼𝑆,𝑞
+ 𝐼𝑆,𝑞
+ − 𝐼𝑆,𝑑
− 𝐼𝑆,𝑑
− − 𝐼𝑆,𝑞
− 𝐼𝑆,𝑞
− )
 
(12) 
Each phase-cluster converter output voltage ?̇?𝑢𝑛, ?̇?𝑣𝑛, ?̇?𝑤𝑛 can 
be expressed as 
[
?̇?𝑢𝑛
?̇?𝑣𝑛
?̇?𝑤𝑛
] = [
?̇?𝑆,𝑢𝑛
?̇?𝑆,𝑣𝑛
?̇?𝑆,𝑤𝑛
] − [
?̇?𝐿,𝑢
?̇?𝐿,𝑣
?̇?𝐿,𝑤
]       (13) 
where the ?̇?𝐿,𝑢, ?̇?𝐿,𝑣 𝑎𝑛𝑑 ?̇?𝐿,𝑤  are the BEFs of the Lac. The 
?̇?𝐿,𝑢, ?̇?𝐿,𝑣 and ?̇?𝐿,𝑤 can be expressed as 
[
?̇?𝐿,𝑢
?̇?𝐿,𝑣
?̇?𝐿,𝑤
] = 𝑗𝜔𝑆𝐿𝑎𝑐 [
𝐼?̇?,𝑢
𝐼?̇?,𝑣
𝐼?̇?,𝑤
] 
= −𝜔𝑆𝐿𝑎𝑐
[
 
 
 
 
 
𝐼𝑆,𝑞
+ + 𝐼𝑆,𝑞
− − 𝑗𝐼𝑆,𝑑
−
(−
1
2
𝐼𝑆,𝑞
+ +
√3
2
𝐼𝑆,𝑑
− −
1
2
𝐼𝑆,𝑞
− ) + 𝑗 (−
√3
2
𝐼𝑆,𝑞
+ +
1
2
𝐼𝑆,𝑑
− +
√3
2
𝐼𝑆,𝑞
− )
(−
1
2
𝐼𝑆,𝑞
+ −
√3
2
𝐼𝑆,𝑑
− −
1
2
𝐼𝑆,𝑞
− ) + 𝑗 (
√3
2
𝐼𝑆,𝑞
+ +
1
2
𝐼𝑆,𝑑
− −
√3
2
𝐼𝑆,𝑞
− )
]
 
 
 
 
 
 
where the resistance of the Lac is neglected because the 
resistance is much smaller than the total impedance given by 
the inductance. Then maximum phase-cluster peak voltage 
Vmax_pu between the three-phases standardized by peak rated 
phase grid voltage √2/3𝑉𝑆can be expressed as 
𝑉max _𝑝𝑢 =
max(|?̇?𝑢𝑛|,|?̇?𝑣𝑛|,|?̇?𝑤𝑛|)
√
2
3
𝑉𝑠
       (15) 
The maximum phase-cluster r.m.s current Imax_pu between the 
three-phases normalized by the rated phase current √2𝐼𝑟  of the 
STATCOM can be expressed as 
𝐼max _𝑝𝑢 =
max(|𝐼?̇?|,|𝐼?̇?|,|𝐼?̇?|)
√2𝐼𝑟
       (16) 
Fig. 4 with line graphs show calculated result of the 
normalized maximum phase-cluster peak voltage and r.m.s 
current of the MMCC-SSBC under the different types of the 
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(a) Maximum-phase-cluster peak voltage 
 
(b) Maximum-phase-cluster r.m.s. current 
Fig. 4. Maximum-phase-cluster output of the MMCC-SSBC corresponding 
to various grid fault scenario 
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grid fault scenarios as a function of the voltage dip severity D 
using  (15) and   (16). The Iq
+
 is set to be the rated phase 
current value as √2𝐼𝑟 . The grid voltage is given by the 
mentioned Table II. The normalized inductance of the Lac is set 
at 6% with reference to the model mentioned in Table III. In the 
case of a single-phase fault, the maximum-phase-cluster peak 
voltage reaches the voltage saturated level of the designed 
STATCOM when D = 0.45. On the other hand, the 
maximum-phase-cluster r.m.s. current does not increase as a 
function of grid fault conditions. The marks in Fig. 4 indicate 
simulation results using PLECS software, which conditions are 
shown in the next chapter. The calculation values correspond 
reasonably well with the PLECS simulations based on the given 
STATCOM configurations.  
C. The MMCC-SDBC with zero-sequence AC current 
Where the zero-sequence AC current with the same 
frequency as the cluster output voltage is injected, the 
zero-sequence current and the cluster output voltage formulate 
the different active power between the clusters in the 
MMCC-SDBC. This phenomenon is used for the dc-link 
capacitor voltage balancing control among the phase-clusters 
under asymmetrical grid fault conditions, which value is solved 
as follows.  
For the configuration of MMCC-SDBC, the phase-cluster 
current 𝐼?̇?𝑣 , 𝐼?̇?𝑤 , 𝐼?̇?𝑢can be expressed as 
[
𝐼?̇?𝑣
𝐼?̇?𝑤
𝐼?̇?𝑢
] =
1
√3
[
𝐼?̇?,𝑑𝑞
+ 𝑒𝑗𝜋 6⁄ + 𝐼?̇?,𝑑𝑞
− 𝑒−𝑗𝜋 6⁄
𝐼?̇?,𝑑𝑞
+ 𝑒−𝑗𝜋 2⁄ + 𝐼?̇?,𝑑𝑞
− 𝑒𝑗𝜋 2⁄
𝐼?̇?,𝑑𝑞
+ 𝑒𝑗5𝜋 6⁄ + 𝐼?̇?,𝑑𝑞
− 𝑒−𝑗5𝜋 6⁄
] + 𝐼0̇  
=
[
 
 
 
 
 (𝑥𝑆𝐷𝐵𝐶 −
𝐼𝑆,𝑞
+
2√3
+
𝐼𝑆,𝑞
−
2√3
+
𝐼𝑆,𝑑
−
2
) + 𝑗 (𝑦𝑆𝐷𝐵𝐶 +
𝐼𝑆,𝑞
+
2
+
𝐼𝑆,𝑞
−
2
−
𝐼𝑆,𝑑
−
2√3
)
(𝑥𝑆𝐷𝐵𝐶 +
√3𝐼𝑆,𝑞
+
3
−
𝐼𝑆,𝑞
−
3
) + 𝑗 (𝑦𝑆𝐷𝐵𝐶 +
√3𝐼𝑆,𝑑
−
3
)
(𝑥𝑆𝐷𝐵𝐶 −
𝐼𝑆,𝑞
+
2√3
+
𝐼𝑆,𝑞
−
2√3
−
𝐼𝑆,𝑑
−
2
) + 𝑗 (𝑦𝑆𝐷𝐵𝐶 −
𝐼𝑆,𝑞
+
2
−
𝐼𝑆,𝑞
−
2
−
𝐼𝑆,𝑑
−
2√3
)]
 
 
 
 
 
  (17) 
where 𝐼̇0 is the zero-sequence current circulated in the 
MMCC-SDBC. The 𝐼0̇ can be expressed as  
𝐼0̇ = 𝑥𝑆𝐷𝐵𝐶 + 𝑗𝑦𝑆𝐷𝐵𝐶         (18) 
where the xSDBC is real part of the 𝐼
0̇, the ySDBC is imaginary part 
of the 𝐼0̇ . Each line-to-line voltage ?̇?𝑆,𝑢𝑣, ?̇?𝑆,𝑣𝑤, ?̇?𝑆,𝑤𝑢  of the 
MMCC-SDBC including the BEFs of the Lac can be expressed 
as  
[
?̇?𝑆,𝑢𝑣
?̇?𝑆,𝑣𝑤
?̇?𝑆,𝑤𝑢
] = √3 [
?̇?𝑆,𝑑𝑞
+ 𝑒𝑗𝜋 6⁄ + ?̇?𝑆,𝑑𝑞
− 𝑒−𝑗𝜋 6⁄
?̇?𝑆,𝑑𝑞
+ 𝑒−𝑗𝜋 2⁄ + ?̇?𝑆,𝑑𝑞
− 𝑒𝑗𝜋 2⁄
?̇?𝑆,𝑑𝑞
+ 𝑒𝑗5𝜋 6⁄ + ?̇?𝑆,𝑑𝑞
− 𝑒−𝑗5𝜋 6⁄
] 
=
[
 
 
 
 
 √3
2
{(√3𝑉𝑆,𝑑
+ + √3𝑉𝑆,𝑑
− + √3𝑉𝑆,𝑞
− ) + 𝑗(𝑉𝑆,𝑑
+ − 𝑉𝑆,𝑑
− + √3𝑉𝑆,𝑞
− )} 
√3{−𝑉𝑆,𝑞
− + 𝑗(−𝑉𝑆,𝑑
+ + 𝑉𝑆,𝑑
− )} 
√3
2
{(𝑉𝑆,𝑞
− − √3𝑉𝑆,𝑑
+ − √3𝑉𝑆,𝑑
− ) + 𝑗(𝑉𝑆,𝑑
+ − 𝑉𝑆,𝑑
− − √3𝑉𝑆,𝑞
− )} ]
 
 
 
 
 
 
                        (19) 
The 𝐼̇0  in order to make the instantaneous active powers 
between the phase-clusters to have the same value can be 
expressed as follows [24]:  
 
𝐼̇0 =
𝐼𝑆,𝑞
+ (𝑉𝑆,𝑑
− 𝑉𝑆,𝑑
− − 𝑉𝑆,𝑑
− 𝑉𝑆,𝑑
+ − 𝑉𝑆,𝑞
− 𝑉𝑆,𝑞
− ) + 𝐼𝑆,𝑞
− 𝑉𝑆,𝑑
+ (𝑉𝑆,𝑑
+ − 𝑉𝑆,𝑑
− ) − 𝐼𝑆,𝑑
− 𝑉𝑆,𝑑
+ 𝑉𝑆,𝑞
−
√3(𝑉𝑆,𝑑
− 𝑉𝑆,𝑑
− − 𝑉𝑆,𝑑
+ 𝑉𝑆,𝑑
+ + 𝑉𝑆,𝑞
− 𝑉𝑆,𝑞
− )
 
+𝑗
𝐼𝑆,𝑞
+ (𝑉𝑆,𝑑
− 𝑉𝑆,𝑞
− + 𝑉𝑆,𝑑
− 𝑉𝑆,𝑞
− + 𝑉𝑆,𝑑
+ 𝑉𝑆,𝑞
− ) + 𝐼𝑆,𝑑
− 𝑉𝑆,𝑑
+ (𝑉𝑆,𝑑
+ + 𝑉𝑆,𝑑
− ) − 𝐼𝑆,𝑞
− 𝑉𝑆,𝑑
+ 𝑉𝑆,𝑞
−
√3(𝑉𝑆,𝑑
− 𝑉𝑆,𝑑
− − 𝑉𝑆,𝑑
+ 𝑉𝑆,𝑑
+ + 𝑉𝑆,𝑞
− 𝑉𝑆,𝑞
− )
 
                        (20) 
Each phase-cluster converter output voltage ?̇?𝑢𝑣, ?̇?𝑣𝑤, ?̇?𝑤𝑢 of 
the MMCC-SDBC can be expressed as 
[
?̇?𝑢𝑣
?̇?𝑣𝑤
?̇?𝑤𝑢
] = [
?̇?𝑆,𝑢𝑣
?̇?𝑆,𝑣𝑤
?̇?𝑆,𝑤𝑢
] − [
?̇?𝐿,𝑢𝑣
?̇?𝐿,𝑣𝑤
?̇?𝐿,𝑤𝑢
]        (21) 
where the ?̇?𝐿,𝑢𝑣, ?̇?𝐿,𝑣𝑤 and ?̇?𝐿,𝑤𝑢 are the BEFs of the Lac. The 
?̇?𝐿,𝑢𝑣, ?̇?𝐿,𝑣𝑤 and ?̇?𝐿,𝑤𝑢 can be expressed as 
[
?̇?𝐿,𝑢𝑣
?̇?𝐿,𝑣𝑤
?̇?𝐿,𝑤𝑢
] = 𝑗𝜔𝑆𝐿𝑎𝑐 [
𝐼?̇?,𝑢𝑣
𝐼?̇?,𝑣𝑤
𝐼?̇?,𝑤𝑢
] 
= −𝜔𝑆𝐿𝑎𝑐
[
 
 
 
 
 (𝑦𝑆𝐷𝐵𝐶 +
𝐼𝑆,𝑞
+
2
+
𝐼𝑆,𝑞
−
2
−
𝐼𝑆,𝑑
−
2√3
) + 𝑗 (−𝑥𝑆𝐷𝐵𝐶 +
𝐼𝑆,𝑞
+
2√3
−
𝐼𝑆,𝑞
−
2√3
−
𝐼𝑆,𝑑
−
2
)
(𝑦𝑆𝐷𝐵𝐶 +
√3𝐼𝑆,𝑑
−
3
) + 𝑗 (−𝑥𝑆𝐷𝐵𝐶 −
√3𝐼𝑆,𝑞
+
3
+
𝐼𝑆,𝑞
−
3
)
(𝑦𝑆𝐷𝐵𝐶 −
𝐼𝑆,𝑞
+
2
−
𝐼𝑆,𝑞
−
2
−
𝐼𝑆,𝑑
−
2√3
) + 𝑗 (−𝑥𝑆𝐷𝐵𝐶 +
𝐼𝑆,𝑞
+
2√3
−
𝐼𝑆,𝑞
−
2√3
+
𝐼𝑆,𝑑
−
2
)]
 
 
 
 
 
(22) 
where the resistance of the Lac is neglected. The 
maximum-phase-cluster peak voltage and r.m.s. current of the 
MMCC-SDBC can be calculated in the same way as the 
MMCC-SSBC. 
Fig. 5 with line graphs show the normalized 
maximum-phase-cluster peak voltage and r.m.s. current of the 
MMCC-SDBC under the different types of the grid fault 
scenarios in respect to the voltage dip severity D. The Iq
+
 is set 
to be the rated phase current value as √2𝐼𝑟 . The grid voltage is 
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(a) Maximum-phase-cluster peak voltage 
 
(b) Maximum-phase-cluster r.m.s. current 
Fig. 5. Maximum-phase-cluster output of the MMCC-SDBC corresponding 
to various grid fault scenario 
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given by the mentioned Table II. The normalized inductance of 
Lac is set at 6% with reference to the model mentioned in Table 
III. It is noted that the maximum-phase-cluster peak voltage 
does not increase regarding grid fault conditions. The 
maximum-phase-cluster r.m.s. current increases rapidly when 
D < 0.5 below under the phase-to-phase short-circuit fault and 
two-phase-to-ground fault, and reach the over current level 
(1.25) decided by over junction temperature of the IGBT model, 
which will be discussed in the next chapter. When D 
approaches 0 under these faults, the current approaches to 
infinity value while the denominator of the  (20) is close to zero. 
When D is zero under these fault voltages, there is no solution 
of the zero-sequence current, and it is claimed to be the major 
problem of the MMCC-SDBC for the STATCOM application 
[9], [29]. The marks in Fig. 5 indicate simulation results using 
PLECS software and the condition is shown next chapter. The 
calculation values correspond reasonably well with the PLECS 
simulation values based on the practical scaled STATCOM 
model.  
D. The MMCC-DSCC with circulating DC current and DC 
voltage between terminal P and N 
The DSCC has two neutral points P and N in each single star 
connection. The differential voltage VPN between P and N is 
normally 50 % of the rated dc-link voltage each converter cell 
in the DSCC in order to output AC voltage using the chopper 
converter cells. Where the circulating dc current is injected in 
each leg of the DSCC, the circulating current and the VPN 
formulate the independent active power between the legs in the 
MMCC-DSCC. This phenomenon is used for the dc-link 
capacitor voltage balancing control among the legs under 
asymmetrical grid fault conditions, which value is solved as 
follows.  
The instantaneous active power on  frame pS,, pS,, pS,0 
of the MMCC-DSCC arising from asymmetrical reactive 
power supply can be expressed as  
[
𝑝𝑆,𝛼
𝑝𝑆,𝛽
𝑝𝑆,0
] =
2
3
[
 
 
 
 1 −
1
2
−
1
2
0
√3
2
−
√3
2
1
√2
1
√2
1
√2 ]
 
 
 
 
[
 
 
 
 
1
2
ℜ[?̇?𝑆,𝑢
∗ ∙ 𝐼?̇?,𝑢]
1
2
ℜ[?̇?𝑆,𝑣
∗ ∙ 𝐼?̇?,𝑣]
1
2
ℜ[?̇?𝑆,𝑤
∗ ∙ 𝐼?̇?,𝑤]]
 
 
 
 
     (23) 
where the  ?̇?𝑆,𝑢, ?̇?𝑆,𝑣 and ?̇?𝑆,𝑤, are the same as  
(9), the 𝐼?̇?,𝑢 , 𝐼?̇?,𝑣 and 𝐼?̇?,𝑤 are the same as  (10). It is noted that 
the 𝑝𝑆,𝛼and 𝑝𝑆,𝛽 are the instantaneous active power imbalances 
among the phases. The 𝑝𝑆,0  shows the instantaneous active 
power of the three-phase MMCC-DSCC. Normally, each 
converter cell of the MMCC-DSCC has injected dc-bias 
voltage with 50% of modulation factor in order to output AC 
(+/-) voltage using chopper cells which dc-bias voltage appears 
to be the differential voltage VPN between P and N terminal. The 
VPN can be expressed as 
𝑉𝑃𝑁 = 2√
2
3
𝑉𝑠𝛼𝑚𝑔𝑛         (24) 
where mgn is the ratio between maximum converter output 
voltage and rated grid voltage and as a used design margin. The 
circulating currents of each of the leg iz,u, iz,v and iz,w can be 
expressed as 
[
𝑖𝑧,𝑢
𝑖𝑧,𝑣
𝑖𝑧,𝑤
] =
1
2
[
𝑖𝑢𝑢 + 𝑖𝑢𝑙
𝑖𝑣𝑢 + 𝑖𝑣𝑙
𝑖𝑤𝑢 + 𝑖𝑤𝑙
]         (25) 
Based on  (23) and (24), the circulating currents to cancel out 
the instantaneous active power imbalance among the phases 
arising by the asymmetrical reactive power output operation 
can be expressed as 
[
𝑖𝑧,𝑢
𝑖𝑧,𝑣
𝑖𝑧,𝑤
] =
1
𝑉𝑃𝑁
[
 
 
 
1 0
−
1
2
√3
2
−
1
2
−
√3
2 ]
 
 
 
[
𝑃𝑆,𝛼
𝑃𝑆,𝛽
]       (26) 
The AC component of each arm output voltages ?̇?𝑃𝑈,𝑎𝑐 , 
?̇?𝑃𝑉,𝑎𝑐, ?̇?𝑃𝑊,𝑎𝑐, ?̇?𝑁𝑈,𝑎𝑐, ?̇?𝑁𝑉,𝑎𝑐 and ?̇?𝑁𝑊.𝑎𝑐  can be expressed as 
[
 
 
 
 
 
 
 
?̇?𝑃𝑈,𝑎𝑐
?̇?𝑃𝑉,𝑎𝑐
?̇?𝑃𝑊,𝑎𝑐
?̇?𝑈𝑁,𝑎𝑐
?̇?𝑉𝑁,𝑎𝑐
?̇?𝑊𝑁,𝑎𝑐]
 
 
 
 
 
 
 
=
[
 
 
 
 
 
 
 
−?̇?𝑆,𝑢
−?̇?𝑆,𝑣
−?̇?𝑆,𝑤
?̇?𝑆,𝑢
?̇?𝑆,𝑣
?̇?𝑆,𝑤 ]
 
 
 
 
 
 
 
−
[
 
 
 
 
 
 
 
?̇?𝐿,𝑢𝑢
?̇?𝐿,𝑣𝑢
?̇?𝐿,𝑤𝑢
?̇?𝐿,𝑢𝑙
?̇?𝐿,𝑣𝑙
?̇?𝐿,𝑤𝑙 ]
 
 
 
 
 
 
 
        (27) 
where the ?̇?𝐿,𝑢𝑢, ?̇?𝐿,𝑣𝑢 , ?̇?𝐿,𝑤𝑢 , ?̇?𝐿,𝑢𝑙, ?̇?𝐿,𝑣𝑙  𝑎𝑛𝑑 ?̇?𝐿,𝑤𝑙  are BEFs of 
the Lac. The ?̇?𝐿,𝑢𝑢 , ?̇?𝐿,𝑣𝑢 , ?̇?𝐿,𝑤𝑢 , , ?̇?𝐿,𝑢𝑙 , ?̇?𝐿,𝑣𝑙  and ?̇?𝐿,𝑤𝑙  can be 
expressed as 
[
?̇?𝐿,𝑢𝑙
?̇?𝐿,𝑣𝑙
?̇?𝐿,𝑤𝑙
] = −[
?̇?𝐿,𝑢𝑢
?̇?𝐿,𝑣𝑢
?̇?𝐿,𝑤𝑢
] = 𝑗
𝜔𝑆𝐿𝑎𝑐
2
  [
𝐼?̇?,𝑢
𝐼?̇?,𝑣
𝐼?̇?,𝑤
] =
1
2
[
?̇?𝐿,𝑢
?̇?𝐿,𝑣
?̇?𝐿,𝑤
]    (28) 
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(a) Maximum arm output peak voltage 
 
(b) Maximum arm output r.m.s. current 
Fig. 6. Maximum arm output of the MMCC-DSCC corresponding to various 
grid fault scenario 
 
 
(a) Maximum arm output peak voltage 
 
(b) Maximum arm output r.m.s. current 
Fig. 7. Maximum arm output of the MMCC-DSBC corresponding to various 
grid fault scenario 
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where the resistance of the Lac is neglected. The 
?̇?𝐿,𝑢, ?̇?𝐿,𝑣 and ?̇?𝐿,𝑤  were given in (14). The maximum arm 
output peak voltage Vmax_pu between the arm-converters 
normalized by rated grid voltage √2/3𝑉𝑆 can be expressed as 
𝑉max _𝑝𝑢 =
𝑉𝑃𝑁+max(|?̇?𝑃𝑈,𝑎𝑐|,|?̇?𝑃𝑉,𝑎𝑐|,|?̇?𝑃𝑊,𝑎𝑐|,|?̇?𝑈𝑁,𝑎𝑐|,|?̇?𝑉𝑁,𝑎𝑐|,|?̇?𝑊𝑁,𝑎𝑐|)
√
2
3
𝑉𝑠
 (29) 
Each arm output r.m.s. current iuu,rms, ivu,rms, iwu,rms, iul,rms, ivl,rms 
and iwl,rms can be expressed as  
[
𝑖𝑢𝑢,𝑟𝑚𝑠
𝑖𝑣𝑢,𝑟𝑚𝑠
𝑖𝑤𝑢,𝑟𝑚𝑠
] = [
𝑖𝑢𝑙,𝑟𝑚𝑠
𝑖𝑣𝑙,𝑟𝑚𝑠
𝑖𝑤𝑙,𝑟𝑚𝑠
] =
[
 
 
 
 
 
 √(
|𝐼?̇?,𝑢|
√2
)
2
+ (
𝑖𝑧,𝑢
2
)
2
√(
|𝐼?̇?,𝑣|
√2
)
2
+ (
𝑖𝑧,𝑣
2
)
2
√(
|𝐼?̇?,𝑤|
√2
)
2
+ (
𝑖𝑧,𝑤
2
)
2
]
 
 
 
 
 
 
    (30) 
The maximum arm output r.m.s current Imax_pu normalized by 
the rated arm current of the STATCOM 1/2𝐼𝑟  can be expressed 
as 
𝐼max _𝑝𝑢 =
max(𝑖𝑢𝑢,𝑟𝑚𝑠,𝑖𝑣𝑢,𝑟𝑚𝑠,𝑖𝑤𝑢,𝑟𝑚𝑠)
𝐼𝑟/2
      (31) 
Fig. 6 with line graphs show the calculated result of the 
normalized maximum arm output peak voltage and r.m.s. 
current of the MMCC-DSCC under the different types of the 
grid fault scenarios regarding of the voltage dip severity D by 
using  (29) and   (31). The Iq
+
 is set to be the rated phase 
current value as √2𝐼𝑟 . The grid voltage is given by the 
mentioned Table II. The normalized inductance of Lac is set to 
be 6%, the mgn is set at 1.127 with reference to the practical 
scale model in mentioned Table III. It is noted that the 
maximum arm output peak voltage and r.m.s current do not 
increase significantly under different grid fault conditions. The 
marks in Fig. 6 plot the simulation result using the PLECS 
software, which simulation conditions are shown in the next 
chapter. The calculated values correspond reasonably well with 
the PLECS simulation values based on the practical scaled 
STATCOM model.  
E. The MMCC-DSBC with circulating DC current and DC 
voltage between terminal P and N 
The operation principle of the MMCC-DSBC is almost the 
same as the MMCC-DSCC. The only difference is the 
amplitude of the VPN. In the case of the MMCC-DSBC, each of 
the arms is able to supply AC (+/-) voltage without the VPN 
because of the used H-Bridge converter cells. However, due to 
the voltage balancing control, the V’PN is required, which can be 
expressed as 
𝑉𝑃𝑁
′ = 𝛼𝐷𝑆𝐵𝐶𝑉𝑃𝑁         (32) 
where DSBC is the amplitude ratio of the differential voltage 
between terminal P and N of the DSCC to the DSBC. The 
injectable DSBC is normally less than 20% in order to avoid the 
voltage saturation when the DSBC is designed practically. The 
Maximum value of the DSBC considering the grid fault 
condition can be expressed as 
𝛼𝐷𝑆𝐵𝐶 =
√
2
3
𝑉𝑠𝛼𝑚𝑔𝑛−max(|?̇?𝑃𝑈,𝑎𝑐|,|?̇?𝑃𝑉,𝑎𝑐|,|?̇?𝑃𝑊,𝑎𝑐|,|?̇?𝑈𝑁,𝑎𝑐|,|?̇?𝑉𝑁,𝑎𝑐|,|?̇?𝑊𝑁,𝑎𝑐|)
√
2
3
𝑉𝑠𝛼𝑚𝑔𝑛
(33) 
where the ?̇?𝑃𝑈,𝑎𝑐, ?̇?𝑃𝑉,𝑎𝑐 , ?̇?𝑃𝑊,𝑎𝑐 , ?̇?𝑈𝑁,𝑎𝑐 , ?̇?𝑉𝑁,𝑎𝑐  and ?̇?𝑊𝑁,𝑎𝑐 were 
mentioned in  (27). It is noted that the circulating dc current of 
the DSBC becomes larger than the DSCC because the VPN
’
 for 
the DSBC becomes smaller than the DSCC. The maximum arm 
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Fig. 8. Thermal network between power semiconductor chip and heat 
sink on each cell converter. 
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Power module 1
output voltage and current can be solved in the same way as the 
MMCC-DSCC. 
Fig. 7 with line graphs show the calculated result of the 
normalized maximum arm output peak voltage and r.m.s. 
current of the MMCC-DSBC under the different types of the 
grid fault scenarios in respect to the voltage dip severity D. The 
Iq
+
 is set to be the rated phase current value as √2𝐼𝑟 . The grid 
voltage is given by the mentioned Table II. The normalized 
inductance of Lac is set to 6%, the mgn is set at 1.127 with 
reference to the practical scale model given in Table III. The 
marks are the practical scaled simulation results, which test 
conditions will be shown next chapter. It is noted that the 
maximum arm peak voltage tracks 1 p.u. by the injected V’PN as 
the designed maximum value. The maximum arm r.m.s. current 
increases moderate in respect to the D, but reach the over 
current level (1.07) which is decided by the over junction 
temperature of the IGBT module, which is shown next chapter. 
The arm current becomes larger than the DSCC because of 
lower the V’PN. The over current level becomes lower than the 
SDBC because the current distribution between the IGBT 
modules in a converter cell increases by injected dc voltage and 
current for the capacitor voltage balancing method. The marks 
in Fig. 7 show the simulation result using PLECS software, 
which conditions are given in the next chapter. The calculated 
values correspond reasonably well with the PLECS simulation 
values based on practical scale STATCOM model. 
V. PERFORMANCE BENCHMARK OF MMCC SOLUTIONS 
A. Electrical and thermal simulation modeling 
In this paper, the LVRT capability of a STATCOM which is 
based on the MMCC with SSBC, SDBC, DSCC, and DSBC is 
simulated by using the software PLECS. The three types of grid 
fault voltage are given by the mentioned voltage vector as 
shown in Table II. The voltage is applied at the Bus B side of 
the TR2 as shown in mentioned Fig. 2, as discussed in section II. 
In order to fix the standard voltage vectors applied to the 
MMCC, the impedance of the TR2 is neglected. The 
specifications of the MMCC with SSBC, SDBC, and DSCC are 
assembled based on the parameter in Table III. The reactive 
current reference is set to rated 1 p.u. of the positive-sequence 
only as recent grid codes do not require negative sequence 
current to compensate for the asymmetrical grid voltage. 
The modulation scheme for the MMCC with SSBC, SDBC, 
DSCC, and DSBC are selected widely-used Phase Shift PWM 
as mentioned in sub-section III-B. The output current is 
controlled by a dual-frame control scheme with sequence 
decoupling using a notch filter [30]. The capacitor voltage 
control method for SSBC is selected [11] with a zero-sequence 
AC voltage injection. The capacitor voltage control method for 
SDBC is selected [12] with a zero-sequence AC current 
injection. The capacitor voltage control method for DSCC is 
selected [13] with a circulating DC currents injection method. 
The capacitor voltage control method for DSBC is selected [15] 
using a circulating DC current injection method. 
The electrical losses and junction temperatures on each 
power semiconductor module are simulated by thermal 
simulation function on the PLECS. The electrical losses of the 
power semiconductor modules consist of the conduction loss of 
the IGBTs, turn on / off loss of the IGBTs, conduction loss of 
the Diodes, and recovery loss of the Diodes in the power 
modules. The electrical loss parameters depending on the 
flowing currents, applied voltages, and junction temperatures 
are selected from the datasheets for the power modules in 
mentioned Table III [31]. The thermal network between the 
power semiconductor chip and heatsink for power module are 
constructed by Foster RC network as shown in Fig. 8. Here, pS 
is power loss of IGBT chip; pD is power loss of Diode chip; TS_j 
is junction temperature of IGBT; TD_j is junction temperature of 
Diode; Tc is the case temperature in the power semiconductor 
module; Th is heat sink temperature; RS(j-cn), tD(j-cn), RS(j-cn) 
and tD(j-cn) are thermal parameters for the Foster RC network 
of the power semiconductor module (n:1-4). The thermal 
impedances of the power modules are also selected from the 
datasheets. The heat sink temperature based on liquid cooling 
system is considered as a constant value at 60℃  in this 
simulation model because the temperature of the heatsink is 
normally much lower and more stable compared with the 
junction temperature in a properly designed converter system. 
B. Electrical and thermal simulation of the MMCC-SSBC 
Fig. 9 shows the key waveforms of the MMCC-SSBC under 
the single-phase-to-ground fault with the dip severity D of 0.5 
p.u.. It can be seen that the peak value of the voltage reference 
increases by 22% maximum on w phase cluster under the 
single-phase-to-ground fault in order to inject zero-sequence 
voltage vzero to balance the DC-link capacitor voltages of the 
converter cells. Here, the injected zero-sequence voltage is 
expressed by  (34) when all capacitor voltages are balanced. 
3
1
*
1
*
1
*
* wvu
zero
vvv
v

         (34) 
Fig. 10 shows the junction temperatures of four IGBTs and 
diodes in each cell of u1, v1 and w1 under the same simulation 
conditions. The peak junction temperature of the IGBT and 
Diode are the same, 115℃ and 109℃ respectively among the 
different cluster cells. The temperatures are below the limit of 
128 ℃ by considering a 15 % margin for the IGBT modules 
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Fig. 9. Key waveforms of the MMCC-SSBC under single-phase fault with a 
dip severity D of 0.5 p.u. 
 
 
(a) u1-cell         (b) v1-cell        (c) w1-cell 
Fig. 10. Thermal distribution of the MMCC-SSBC under single-phase fault 
with dip severity D of 0.5 p.u.  
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(b) Peak junction temperature 
Fig. 11. Electrical-thermal simulations of the MMCC-SSBC at different dip 
severities. 
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with the absolute maximum rating of the junction temperature 
defined by the manufacturers.  
Fig. 11 shows the maximum peak voltage command and the 
peak junction temperature of the IGBT and Diode among the 
cells in respect to the dip severity D under various grid fault 
scenarios. It can be noted that the peak voltage command 
saturates with the single-phase-to-ground fault at D = 0.5 p.u.. 
The maximum peak junction temperature of the IGBT and 
Diode are approximately 115 °C and 109 °C, respectively, 
regardless the grid conditions.  
C. Electrical and thermal simulation of the MMCC-SDBC 
Fig. 12 shows the simulated key waveforms of the 
MMCC-SDBC under the phase-to-phase fault with the dip 
severity D = 0.4 p.u.. It can be noted that the peak value of the 
cluster current increases by maximum 52% at the v and w 
cluster under the phase-to-phase fault in order to inject 
zero-sequence current izero to balance the DC-link capacitor 
voltages of the converter cells. Here, the injected zero-sequence 
current is expressed by    (35). 
3
wuvwuv
zero
iii
i

          (35) 
Fig. 13 shows the junction temperatures of four IGBTs and 
diodes in the cells u1, v1, and w1 under the same condition. The 
peak junction temperatures increase to maximum 121℃ and 
114℃ at the diodes and IGBTs of the v1 and w1 cells. These 
temperatures are over the limit of 106℃ by considering a 15 % 
margin for the IGBT modules with the absolute maximum 
rating of junction temperature defined by the manufacturer. 
Fig. 14 shows the maximum peak voltage command and 
peak junction temperature among the cells for different dip 
severities D under the various grid fault scenarios. It can be 
noted that the peak voltage command does not saturate in the 
various grid fault scenarios. The peak junction temperatures 
increase quickly with phase-to-phase fault and 
two-phase-to-ground fault conditions and reach an upper limit 
temperature of 106℃ when the voltage dip is 0.55 and 0.45 p.u., 
respectively. 
D. Electrical and thermal simulation of the MMCC-DSCC 
Fig. 15 shows the simulated key waveforms of the 
MMCC-DSCC under the phase-to-phase fault with dip severity 
D = 0 p.u.. It can be noted that the arm currents ( i.e. iuu, iul, ivu, 
ivl, iwu, and iwl ) contain both half value of the output phase 
current and the circulating DC current izu, izv and izw for the 
dc-link capacitor voltage balancing under asymmetrical grid 
fault conditions. Here, the circulating current is defined as 
2
uluu
Zu
ii
i

 , 
2
vlvu
Zv
ii
i

 , 
2
wlwu
Zw
ii
i

     (36) 
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Fig. 12 Key waveforms of the MMCC-SDBC under phase-to-phase fault 
with a dip severity D of 0.4 p.u. 
 
 
(a) u1-cell         (b) v1-cell       (c) w1-cell 
Fig. 13. Thermal distribution of the MMCC-SDBC under phase-to-phase 
fault with the dip severity D of 0.4 p.u. 
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 (b) Peak junction temperature 
Fig. 14. Electrical-thermal simulations of the MMCC-SDBC at different dip 
severities 
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It is noted that the r.m.s. value of the arm current increases by 
only a few % under the phase-to-phase fault. 
Fig. 16 shows the junction temperatures of IGBTs and diodes 
in the chopper converter cells uu1, vu1, wu1, ul1, vl1 and wl1 
under the same condition. The junction temperatures are widely 
distributed among the arms compared with the other MMCC 
types because the chopper converter cells are used with 
different modulation factor among the arms. The peak junction 
temperature increases to maximum 104 ℃ at the diodes of u1 
cells. This temperature is below the limit of 106 ℃  by 
considering a 15 % margin for the IGBT modules with the 
absolute maximum rating of junction temperature defined by 
the manufacturer.  
Fig. 17 shows the maximum peak voltage command value 
and peak junction temperature among the arms regarding the 
voltage dip severity D under the various grid fault scenarios. It 
can be noted that the peak voltage command does not saturate 
in the various grid fault scenarios. The peak junction 
temperature does not reach the temperature limitation in the 
various grid fault scenarios. 
E. Electrical and thermal simulation of the MMCC-DSBC 
Fig. 18 shows the simulated key waveforms of the 
MMCC-DSBC under the single-phase-to-ground fault with dip 
severity D = 0.4 p.u.. It can be noted that the arm currents and 
PWM output voltage of each arm contain the dc component as 
well as the DSCC. However, the amplitude of the PWM output 
voltage with dc-component is smaller than the DSCC because 
of avoiding the voltage saturation of each cell output voltage 
command. In this result, the circulating DC current increases 
for the capacitor voltage balancing control.  
Fig. 19 shows the junction temperatures of IGBTs and diodes 
in the chopper converter cells uu1, vu1, wu1, ul1, vl1 and wl1 
under the same conditions. The junction temperatures are 
widely distributed among the arms compared with the 
MMCC-SDBC because injected dc-component with different 
modulation factor among the arms. The peak junction 
temperature increases to maximum 104 ℃ at the diodes of uu1 
cells. This temperature is below the limit of 106 ℃  by 
considering a 15 % margin for the IGBT modules with the 
absolute maximum rating of junction temperature which is 
defined by the manufacturer. 
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Fig. 15. Key waveforms of the MMCC-DSCC under phase-to-phase fault 
with a dip severity D of 0 p.u. 
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Fig. 16. Thermal distribution of the MMCC-DSCC under phase-to-phase 
fault with a dip severity D of 0 p.u.  
 
 
(a) Peak voltage command
 
(b) Peak junction temperature 
Fig. 17. Electrical-thermal simulations of the MMCC-DSCC at different dip 
severities 
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Fig. 20 shows the maximum peak voltage command value 
and peak junction temperature among the arms regarding dip 
severity D under the various grid fault scenarios. It can be noted 
that the peak voltage command keeps same value under the 
various grid fault conditions with the different voltage dip 
severity because the VPN is injected maximum value to 
minimize the amplitude of the circulating DC current. The peak 
junction temperatures exceed the limitation value when D is 
lower than 0.6. However, the slope is moderate compared with 
the SDBC.  
F. Performance Comparison between the MMCC family 
Fig. 21 (a) shows the reactive current compensation 
capability for the MMCC solutions with SSBC, SDBC, DSCC 
and DSBC to enable a proper voltage-balancing under the 
different dip severity D with various grid faults. The 
compensation capability limits of MMCC family are 
determined by the modulation saturation point and maximum 
junction temperature. The (b) and (c) plot the peak voltage 
command and peak junction temperature of the IGBT modules 
in the whole converter cells corresponding to the operating 
conditions on the (a). The peak voltage command and junction 
temperature are normalized by instantaneous dc-link voltage 
each cell converter and temperature limitation value decided by 
the manufacturer as mentioned in the sub-section V-B, C, and 
D. The MMCC family can continue to supply the rated reactive 
current when the dip severity of the grid voltage is higher than 
0.7 p.u., but the reactive current compensation capability shows 
different characteristics for the dip severity lower than 0.7 p.u. 
as discussed below. 
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Fig. 18. Key waveforms of the MMCC-DSBC under single-phase-to-ground 
fault with a dip severity D of 0.4  p.u. 
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Fig. 19. Thermal distribution of the MMCC-DSBC under 
single-phase-to-ground fault with a dip severity D of 0.4 p.u. 
 
 
(a) Peak voltage command 
 
 (b) Peak junction temperature 
Fig. 20. Electrical-thermal simulations of the MMCC-DSBC at different dip 
severities 
 
Time[sec]
3.02.9
Time[sec]
3.02.92.8
Time[sec]
3.02.92.82.8
60
70
80
90
100
110
120
J
u
n
ct
io
n
 t
em
p
er
a
tu
re
 [
℃
]
130
Temperature limitation: 106℃ (125℃×0.85)
IGBT: 118℃ peak IGBT: 119℃ peak
IGBT: 92℃ peak
Diode: 119℃ peak Diode: 117℃ peak
Diode: 95℃ peak
Temperature limitation: 106℃ (125℃×0.85)
Time[sec]
3.02.9
Time[sec]
3.02.92.8
Time[sec]
3.02.92.82.8
60
70
80
90
100
110
120
J
u
n
ct
io
n
 t
em
p
er
a
tu
re
 [
℃
]
130
IGBT: 117℃ peak IGBT: 119℃ peak
IGBT: 92℃ peak
Diode: 119℃ peak Diode: 117℃ peak
Diode: 95℃ peak
0.0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
P
e
a
k
 v
o
lt
a
g
e
 c
o
m
m
a
n
d
 [
p
.u
.]
Voltage Dip severity: D [p.u.]
Single-phase fault
Phase-to-phase fault
Two-phase-to-ground fault
60
70
80
90
100
110
120
130
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
P
e
a
k
 j
u
n
c
ti
o
n
 t
e
m
p
e
la
tu
r
e
 [
℃
]
Voltage Dip severity: D [p.u.]
Phase-to-phase fault
Two-phase-to-ground fault
Single-phase fault
Temperature limitation Tmax:
106℃ (=125℃×0.85)Diode
IGBT
1) The MMCC-SSBC: It reveals that the SSBC can supply 
the rated reactive current under phase-to-phase fault and 
two-phase-to-ground fault condition regardless of the dip 
severity. However, the reactive current capability decreases 
steeply at a voltage dip severity of 0.4 p.u. under 
single-phase-to-ground fault and it cannot operate anymore 
even if the current derating because of the saturation of peak 
voltage command by the zero-sequence AC voltage injection. It 
seems that this characteristic is problem in practical use.  
2) The MMCC-SDBC: The SDBC can supply the reactive 
current by a few percentages of reactive current derating under 
single-phase-to-ground fault to avoid over junction temperature 
by slightly increased zero-sequence AC current. The SDBC can 
also keep the operation under phase-to-phase short fault and 
two-phase-to-ground fault by larger reactive current derating, 
which characteristics seem better than the SSBC. However, the 
required zero-sequence current is dramatically increased 
toward infinity value when the voltage dip severity approach 
zero under the phase-to-phase short circuit fault and 
two-phase-to-ground fault, as mentioned theoretically in 
paragraph III.  
3) The MMCC-DSCC: The DSCC could be injected 
circulating dc current having two degrees of freedom to balance 
the DC-link capacitor voltages under asymmetrical grid fault 
conditions. The amplitude of the circulating DC current 
becomes smaller than the zero-sequence AC current for the 
SDBC, which has only one degree of freedom. In this result, the 
DSCC can supply the reactive current under all grid fault 
scenarios without reactive current derating in this STATCOM 
case.  
4) The MMCC-DSBC: The DC-link capacitor voltage 
balancing method for the DSBC similar to the DSCC. However, 
the amplitude of the circulating DC current on the DSBC 
becomes larger value compared with the DSCC in 
compensation for lower injectable DC voltage capability 
between terminal P and N. The DSBC can keep the operation 
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(a) Reactive current capability 
 
 
(b) Voltage command according to the reactive current 
 
 
(c) Junction temperature according to the reactive current 
Fig. 21. Reactive current compensation capability of the MMCCs for 
different dip severities. 
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under all grid fault scenarios with a maximum 35% current 
derating to avoid the over junction temperature, which 
characteristics are worse than the DSCC, but much better than 
the SSBC and SDBC. 
VI. CONCLUSION 
This paper investigates the performances of four 
configurations of the MMCC family with SSBC, SDBC, DSCC, 
and DSBC for the STATCOM in large-scale offshore wind 
power plants, with special focus on asymmetrical Low Voltage 
Ride Through (LVRT) capability under grid faults. The sizing 
of the key components, number of cells, electro-thermal 
analysis, mathematical analysis under asymmetrical reactive 
power output condition considering the DC-link capacitor 
voltage balancing control, and reactive current capability of a 
practical 80 MVar / 33 kV scale MMCC based STATCOM are 
presented.  
The practical designed SSBC and SDBC have unavailable 
Low Voltage Ride Through operating conditions under some of 
the grid fault condition because of the dc-link capacitor voltage 
control. The DSCC can keep the operation in all grid fault 
scenarios for the whole voltage dip severity without any current 
derating. However, the total volume of the MMCC-DSCC 
seems larger than other MMCC solutions because the total 
energy stored in the capacitors becomes larger for using 
chopper converter cells. The DSBC can keep the operation in 
all grid fault scenarios for the whole dip severity with 
maximum 35% current derating in this case study. The total 
cost and volume of the DSBC seem similar to SSBC and SDBC 
because of similar total power semiconductor chip area and 
total energy stored of the passive components. The present 
result suggests that the DSBC becomes the most attractive 
solution for the STATCOM application on the MMCC family. 
As a future work, asymmetrical faulty grid voltage 
recovering performance of the DSBC based STATCOM by 
negative-sequence reactive current injection will be studied, 
which becomes most advanced requirement emerging in a 
European country as an optional code.  
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